(30) Priority Data: 08/389,362

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: (11) International Publication Number: WO 96/25793 H03H 17/02, H03M 3/02 A1 (43) International Publication Date: 22 August 1996 (22.08.96)

(21) International Application Number: PCT/US95/14348 (81) Designated States: JP, KR, European patent (AT, BE, CH, DE,

US

(22) International Filing Date: 2 November 1995 (02.11.95)

08/526,834 12 September 1995 (12.09.95)

16 February 1995 (16.02.95)


(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]: 901 Thompson Place, Sunnyvale, CA 94088-3453 (US).

(72) Inventor: CABLER, Carlin, Dru; 12101 Corner Brook Pass, Austin, TX 78739 (US).

(74) Agents: KOCH, Robert, J.; Fulbright & Jaworski L.L.P., 801 Pennsylvania Avenue, Washington, DC 20004-2604 (US) et DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published With international search report.

(54) Title: COMBINATION D/A CONVERTER AND FIR FILTER UTILIZING ACTIVE CURRENT DIVISION AND METHOD



(57) Abstract

An active current steering semi-digital FIR filter for a digital-to-analog conversion circuit, which includes a shift register having a 1-bit digital input stream and a phurality of output taps, where each output tap provides a 1-bit signal which has a value of a logic 1 or a logic 0, and a plurality of current paths, where each path includes an active element, such as a transistor, having a relatively high output impedance, which is connected to a common current source, and to an op amp for current-to-voltage conversion. The relatively high output impedance of the active current steering element causes any error term resulting from offset at the op amp inputs to be minimized.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Amenia	GB	United Kingdom	MW	Malawi
AT	Austria	GB	Georgia	MX	Mexico
ΑU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IB	Ireland	NZ	New Zealand
BG	Bolgaria	n	Italy	PL	Poland
BJ	Benia	JP	Japan	PT	Portugal
BR	Brazil	KR	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sada
CP	Central African Republic		of Korea	SE	Sweden
œ	Congo	KIR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ.	Kazakhutan	SI	Slovenia
a	Côte d'Ivoire	ū	Liechtenstein	STK	Slovakia
CM	Cameroon	LK	Sri Lacka	SN	Senegal
CN	China	LR	Liberia	SZ	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
Œ	Czech Republic	w	Luxemboure	TG	Togo
DE	Germany	LV	Latvia	TJ	Tajikistan
DK	Denmark	MC	Monaco	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	*
Pi	Finland	ML.	Mali	US	Uganda United States of America
FR	Prance	MN	Mongolia		
GA	Gabon	MR	Mauriania	UZ VN	Uzbekistan
		,,,,,,,	Sales Service	AM	Viet Nam

-1-

5 TITLE:

COMBINATION D/A CONVERTER AND FIR FILTER UTILIZING ACTIVE CURRENT DIVISION AND METHOD

Specification

10

Cross-Reference to Related Patent Applications

This patent application is a continuation-in-part of patent application Serial No. 08/389,362, filed 02/16/95, which is pending.

Background of the Invention

Field of the Invention.

15

20

25

The present invention relates to a digital-to-analog FIR filter. More specifically, the present invention relates to a digital-to-analog filter which uses active current division steering techniques.

Brief Description of the Related Technology.

Previous methods for digital-to-analog (D/A) signal conversion and reconstruction filtering involve several methods. The actual D/A conversion process has been accomplished using methods such as a single current source and sink, or by dumping charge from a switched capacitor that has been charged to either a positive or negative reference voltage. Reconstruction filtering has been accomplished by using a combination of active and/or passive classical filtering techniques, such as continuous time active filters with resistors and capacitors, continuous time passive filters utilizing resistors, capacitors, and inductors, or switched capacitor filter techniques. A method of filtering which combines a D/A converter with a reconstruction filter has recently become known in the art.

30

Oversampled D/A converters generally include the following signal processing blocks: (1) an interpolator filter, or series of filters, which raises the sample rate of the incoming digital signal to a higher sample rate, (2) a digital sigma-delta processor (or noise shaper) which lowers the number of

10

15

20

25

30

bits representing the signal by shaping the quantization noise in a way that places most of it at higher frequencies, (3) a D/A converter which converts the output of the noise shaper into an analog signal, and (4) an analog low pass filter which removes, or substantially lowers, the noise that was placed at higher frequencies by the noise shaper.

In all sigma-delta D/A converters, there exists a need to filter the high frequency noise inherent to this method of conversion. It is common for a digital noise shaper (digital sigma-delta modulator) to have as its output a single bit. The single bit digital output signal is then converted to an analog signal using switched capacitor techniques or switched current source techniques. Once this conversion is made, filtering of the high frequency noise is then accomplished through a variety of means.

As illustrated in Fig. 1, a semi-digital reconstruction filter typically uses a tapped delay line, or shift register, to control a plurality of devices each of which has an associated gain factor. The outputs of the plurality of devices are then summed together to form a single output of the filter. In some cases, individual current sources are employed as the plurality of devices. The amount of current in each current source is designed such that a desired FIR filter response is achieved. The output of each current source is then provided, or steered, to a current summing node (IOUT) or to an alternative current summing node (IOUT*), depending on the logic state of the control bit (B_N) at the delay line tap associated with each current source. The currents at one or both of the current summing nodes are then converted to a voltage using standard current to voltage conversion techniques. Additional filtering may then be employed to remove extremely high frequency noise.

In other cases, the plurality of devices in the semi-digital filter FIR coefficients are represented as charge stored on a plurality of capacitors. The charge on each capacitor can then be summed by employing a switched capacitor summing amplifier. Once again, additional filtering may be employed to remove any extremely high frequency noise.

In another semi-digital filter scheme, the FIR coefficients are represented as a current value through a plurality of resistors. Each resistor is selectively connected to a voltage reference depending on the state of the

10

15

20

25

30

individual control bit from the delay line tap associated with each individual resistor. The current is then summed and converted to a voltage by means of resistive feedback around an operational amplifier (op amp). As in the previous methods discussed, additional filtering may be employed to remove any high frequency noise.

Previous current steering semi-digital FIR filters utilize current paths having linear resistors, or resistive elements such as FETs or CMOS transmission gates biased in the linear region. This results in relatively low output impedance of the resistive elements of the filter. Any offset on inputs to an operational amplifier (op amp) connected to the current paths in the prior filter circuits may cause an error term. Since the current through each path is dependent on the resistance of the resistive element in each path, the state of the switches and the op amp offset, the FIR coefficients for the filter, as determined by the current in each path, are a function of the op amp offset. A need exists to minimize, or eliminate, this offset distortion term.

Summary of the Invention

The method and apparatus described herein is one which uses a single current reference and an active current divider network which includes a plurality of parallel current paths. The current through each path is actively steered by transistors to a current summing node, or an alternative current summing node, depending on the logic level of a control bit at a delay line tap associated with each path. A shift register which shifts the single bit, output signal from a digital sigma-delta modulator, forms a delay line. The shift register includes a series of flip-flops.

The output of each flip flop provides the input of the next flip flop in the series. All flip-flops are clocked at the same rate. The output of each flip flop also provides the control bit associated with each current path. That is, for an individual path, if the control bit is a logic 1, the current through the path is actively steered to the current summing node. If the control bit is a logic 0, the current is actively steered to the alternative current summing node. Since a tapped delay line and a summed output(s) consisting of WO 96/25793 PCT/US95/14348

-4-

weighted values (with weight determined by conductance value of each path) of the intermediate points in the tapped delay line are provided, a Finite Impulse Response (FIR) filter exists. Such a filter may be designed using techniques available to those skilled in the art. Any type of filter such as bandpass, bandreject, high pass, and low pass may be built using this technique. The present invention is directed to, a low pass filter which is desirable to remove high frequency noise generated by a sigma-delta data conversion process.



Transistors biased in the saturation region are utilized as active current steering elements in each current path to actively steer current. This results in the elements in each current path having a relatively high output impedance, which minimizes the effect of any op amp offset. This causes the FIR filter signal response to be more reliable than when passive resistive elements are utilized.

15

10

5

Brief Description of the Drawings

Figure 1 schematically illustrates a prior art embodiment of a semidigital FIR filter utilizing a plurality of current sources;

Figure 2 schematically illustrates a prior art semi-digital FIR filter which uses a single current source and passive current steering techniques;

20

Figure 3 schematically illustrates a prior art embodiment which removes an effective DC offset using a current source;

Figure 4 schematically illustrates an embodiment of the present invention which utilizes differential currents and differential voltages;

25

Figures 5a-c schematically illustrate various prior art embodiments to implement the resistive paths or R0 and R1 associated with the switches of Figs. 2 and 3;

Figure 6 schematically illustrates a semi-digital FIR filter of the present invention which uses a single current source and active current steering techniques; and

30

Figure 7 schematically illustrates an embodiment of the present invention which removes an effective DC offset using a current source.

10

15

20

25

30

Detailed Description of the Preferred Embodiment

The present invention utilizes a single reference current, IREF, an active current division network, a method for steering the output of each individual transistor element in the current steering network, a current summing node, an alternative current summing node, and a method to convert the current in the current summing node to a voltage.

Figure 1 illustrates a prior art implementation of a semi-digital FIR filter 50 using a plurality of current sources 52 and 53. The 1-bit output from a sigma-delta modulator 16 is input to shift register 14 as input signal 12. Sigma-delta modulator 16 preferably includes an interpolation circuit and a noise shaping circuit. Various interpolation circuits known in the art may be utilized, however, the preferred digital interpolation circuit is described in application Serial No. 08/333,399, filed November 2, 1994, entitled "Digital Interpolation Circuit for A digital-to-analog Converter Circuit", assigned to the common assignee of the present invention. Likewise, various digital noise shaping circuits may be utilized, however, the preferred noise shaper circuit is described in application Serial No. 08/333,386, filed November 2, 1994, entitled "Digital Noise shaper Circuit", assigned to the common assignee of the present invention.

The current flows through the non-inverted current switches (B_0, B_1) to non-inverted current summing node 62 and through inverted current switches (B_0^*, B_1^*) to inverted current summing node 58. Switches B_0 and B_0^* are controlled by the logic level of output tap B_0 of shift register 14. Switches B_1 and B_1^* are controlled by the logic level of output tap B_1 . If output tap B_0 is a logic 0, inverted current switch B_0^* is closed and non-inverted switch B_0 is open, causing current to flow from current source 52 to inverted current summing node 58. If output tap B_0 is a logic 1, non-inverted current to flow from current source 52 to non-inverted current switch B_0^* is open, causing current to flow from current source 52 to non-inverted current switch B_1^* would function in a similar manner, causing current to flow from current source 53 to non-inverted current summing node 62 or inverted current summing node 58, depending on the logic value of shift register output tap B_1 .

10

15

25

30

Figure 2 illustrates a prior art semi-digital FIR filter current steering circuit 10. Figure 2 depicts a current steering circuit 10 which includes two control bits (B₀ and B₁) and their logical inverses (B₀* and B₁*) which are output from shift register 14 as output tap B₀ and B₁, respectively. These control bits are used to control whether the current in an individual resistive path 21, 23 is steered to non-inverted current summing node 62 (IOUT), or to the alternative current summing node, inverted current summing node 58 (IOUT*). In order for the individual currents through the resistive paths 21, 23 to remain constant, the current summing nodes 62, 58 (IOUT and IOUT*) must be held at identical voltages. For the example shown in Fig. 2, it will be assumed that summing nodes 62 and 58 (IOUT and IOUT*) are at zero volts. Thus, the current through resistive path 21, represented by resistive element R0, is represented by the following equation:

$$I_0 = IREF [R_1/(R_0 + R_1)]$$

Likewise, the current through resistive path 23, represented by resistive element R₁, is given by the following equation:

$$I_1 = IREF [R_0/(R_0+R_1)]$$

Therefore, the current in non-inverted current summing node 62 (IOUT) can be represented by the following equation:

20
$$IOUT(k) = I_0[x(k)] + I1 x [x(k-1)]$$

where x(k) is the digital input signal 12, illustrated in Fig. 1, where input signal 12 (x(k)) is output from sigma-delta modulator 16, and where IOUT(k) represents the output current in the non-inverted current summing node 62, and I_0 and I_1 are the currents through the two resistive paths 21, 23, for R_0 and R_1 , respectively.

The standard equation for an FIR filter is given by:

$$y(k) = a_0[x(k)] + a_1[x(k-1)] + ... a_n[x(k-n)]$$

Since the equation for non-inverted current IOUT(k) is of the same form as for y(k), the structure illustrated in Fig. 1 is an FIR filter. The equation for non-inverted current IOUT(k) can also be written in the following way by substituting I_{\bullet} and I_{1} as their equivalent functions of current source IREF, resistive elements R_{\circ} and R_{1} , as given in the above equations by: IOUT(k)=[IREF[$R_{1}/(R_{\circ}+R_{1})$]] x(k) + [IREF [$R_{\circ}/(R_{\circ}+R_{1})$]] x(k-1)

-7-

Table 1 provides the summed currents IOUT and IOUT* for all possibilities of switches B_0 and B_1 in Fig. 2.

10

15

Table 1				
B,	B ₁	IOUT	IOUT*	
0	0	0	IREF	
0	1	$\frac{R_0 \text{ IREF}}{R_0 + R_1}$	$\frac{R_1}{R_0} \frac{IREF}{R_1}$	
1	0	$\frac{R_1}{R_0} \frac{IREF}{R_1}$	$\frac{R_{\circ}}{R_{\circ}}$ IREF $\frac{R}{R_{\circ}}$ + $\frac{R}{R_{\circ}}$	
1	1	IREF	0	

Since, in Fig. 1, input signal 12 (x(k)) can take on only a value of logic 0 or logic 1, current summing nodes IOUT and IOUT* can only be equal to zero or positive values. In fact, both current summing nodes IOUT and IOUT* may take on values from zero to the value of current source IREF (Fig. 2). Thus, the structure illustrated in Fig. 2 adds an effective DC offset with a value of IREF/2. This can easily be removed by subtracting a fixed amount of current, IREF/2, from current summing nodes IOUT and IOUT*, as shown in Fig. 3. Table 2 illustrates that both current summing nodes, IOUT and IOUT*, may take on values from -IREF/2 to IREF/2.

10

15

20

25

30

Table 2				
B _o	B ₁	IOUT	IOUT*	
0	0	-IREF 2	IREF 2	
0	1	$\frac{R_{0} \text{ IREF}}{R_{0} + R_{1}} - \frac{\text{IREF}}{2}$	$\frac{R_1 \text{ IREF}}{R_0 + R_1} = \frac{\text{IREF}}{2}$	
1	0	$\frac{R_1 \text{IREF}}{R_0 + R_1} - \frac{\text{IREF}}{2}$	$\frac{R_0 \text{IREF}}{R_0 + R_1} - \frac{\text{IREF}}{2}$	
1	1	REF 2	<u>-IREF</u> 2	

In fact for each combination of switches B_0 and B_1 , the value of inverted current summing node 58, IOUT*, is equal to negative the value of non-inverted current summing node 62, -[IOUT]. Thus, the inverted and non-inverted currents are differential in nature. This differential current embodiment is used to remove any even-ordered distortion which may occur.

Figure 4 illustrates a method of converting current summing nodes IOUT and IOUT* from differential currents to differential voltages via operational amplifier circuits 20 and 22. Each op amp circuit, 20 and 22, includes an op amp 25 and a feedback resistor 30. If desired, the differential voltages in this embodiment may be converted to a single-ended voltage 37 using series input resistor R_a , voltage divider resistor network R_c and R_o and feedback resistor R_b together with op amp 27, as shown in Fig. 4. As stated previously, additional filtering of extremely high frequency noise can then be accomplished by connecting a capacitor C_p in parallel to feedback resistor 30 in Fig. 4.

Several prior art techniques may be used to implement the resistive paths 21 and 23, via resistive elements R0 and R1 and associated switches B_0 , B_0^* , B_1 , and B_1^* of Figs. 2 and 3. Resistive elements R_0 and R_1 may be resistors, as shown in Figs. 2 and 3. As shown in Fig. 5a, an explicit resistor R_1 and a pair of switches B_1 and B_1^* are utilized to implement resistive paths 25 and 27. The resistor R_1 may be realized as a poly resistor, a diffused resistor, a thin film resistor, or by any of the standard methods of realizing resistors. The switches B_1 and B_1^* may be realized by employing CMOS transmission gates T_1 and T_2 or single MOSFETS, to act as switches. In the

technique of Fig. 5a, the resistance of an individual resistive path 25 or 27 would be the sum of the explicit resistor, R_i, plus the effective "on" resistance of the switch B_i or B_i*. Care must be taken to make the "on" resistance of T₁ and T₂ negligible with respect to R_i, or, alternatively, the "on" resistance of the switch B_i or B_i* may also be ratioed by the same ratio which is used to calculate R_i. However, like the prior art techniques shown in Fig. 1, discussed above, any error in effective static switch "on" resistance will only change the effective FIR coefficient for the filter and will not affect the linearity of the filter.

10

15

20

5 .

Another technique that may be used to implement resistive paths 25 and 27 is shown in Fig. 5b, is to realize R₀ or R₁ in Figs. 2 and 3 as the effective "on" resistance of a CMOS transmission gate T_1 , or single MOSFET transistor biased in the triode (linear or resistive) region when turned on. In Fig. 5b, T, represents the effective resistance for R₀ or R₁. The switches B_i and Bi* are likewise realized as CMOS transmission gates T2 and T3, or as single MOSFET transistors. The switches B, and B,* are designed such that the effective "on" resistance of gate T2 is identical to the effective "on" resistance of gate T₃. Thus, the effective resistance of the resistive paths 25 or 27 is the sum of the "on" resistance of gate T, plus the "on" resistance of gate T2 or T3. Like the technique described above for Fig. 5a, the "on" resistance of gate T2 and T3 must either be made negligible with respect to the "on" resistance of gate T₁, or they must be ratioed by the same ratio which is used to calculate the on resistance of gate T₁. Once again, any error in effective static switch "on" resistance will only change the effective FIR filter coefficient and will not affect the linearity of the analog signal at current summing nodes 62 and 58, IOUT and IOUT*.

30

25

An alternative prior technique that may be used to implement resistive paths 25 and 27, shown in Fig. 5c. Resistive elements R_0 and R_1 and switches B_0 , B_0 , B_0 , and B_1 are implemented as individual CMOS transmission gates T_A and T_B , or as single MOSFET transistors. In this case, the "on" resistance of gate T_A is designed to be equivalent to the "on" resistance of gate T_B . Thus, the effective resistance of the resistive paths 25 or 27 is the "on" resistance of gates T_A or T_B . Like the above methods shown in Figs. 5a or 5b, any error

10

15

20

25

30

in effective static "on" resistance will only change the effective FIR filter coefficient (and therefore the frequency response of the filter) and not the linearity of the analog signal which results from using this technique.

The prime reason the current steering structure of Figs. 2 and 3 is linear is because the effective current through each resistive path 21 or 23 is not dependent on the current through any of the other resistive path. Thus, ideally, the current through a resistive path 21 or 23 should not depend on the 1-bit digital input signal 12, x(k), of Fig. 1. This is true for the ideal cases of the three techniques described above and illustrated in Figs. 5a-c. In practice, however, this may not be completely true.

If, in Fig. 5c, due to random manufacturing resistance mismatches, the "on" resistance of gate T_A is not equivalent to the "on" resistance of gate T_B , assuming, for example, that T_A and TB_B are the same size, nominally, then current I_{A} passing through switch T_{A} when shift register output tap B_{i} is a logic 1 would not be equivalent to current I, through gate T, when output tap B, is a logic 0. This means current I, through a resistive path 25 or 27, rather than being constant, is dependent on the input signal 12, x(k). This concept also applies to the embodiments illustrated in Figs. 5a and 5b. Since the FIR filter structure as a whole is built as a current divider, if the current in one resistive path 25 or 27 changes, the amount of current through all paths 25 and 27 must change in order for the total current to remain equal to reference current IREF. Thus, there is potential for harmonic distortion to result. One of the first assumptions is that the value of current summing nodes IOUT and IOUT* must be held at the same potential. In practice, this may not be possible due to random op amp offset voltages. Fortunately, to the extent the harmonic distortion is even-ordered, using differential noninverted and inverted currents, IOUT and IOUT*, and converting them to differential voltages as shown in Fig. 4, will reduce the total harmonic distortion.

Figure 6 illustrates a FIR filter circuit 50 and method of the present invention for actively steering current through a plurality of current paths. The single current source, IREF is biased by signal VBIAS1. IREF is divided into smaller branch currents by means of MOS transistors T₀-T₂, which are

10

15

20

25

30

biased in the saturation region, to actively steer current through current branches, or paths, 31, 33 and 35, respectively. Transistors T₀-T₂ are biased by signal VBIAS2 in the saturation region, which results in the transistors having a relatively high output impedance. The amount of current in each branch of the FIR filter circuit 50 is determined by the effective W/L ratio of each individual transistor, T₀-T₂, with respect to the sum of all the W/L ratios. Since each transistor has the same gate voltage and the same drain voltage, those transistors with larger W/L ratios will conduct proportionately larger current than those with smaller W/L ratios. The W/L ratio of each transistor is sized to implement effective coefficients for the FIR filter circuit 50.

The current through each branch is defined by the following equation: $I_i = IREF * (W/L)_i / (W/L)_{int}$

In the above equation, IREF is the single master current, (W/L), is the W/L ratio for each transistor and (W/L) total is the sum of all W/L ratios for all transistors. Thus, a semidigital FIR filter having (n+1) taps implemented with this technique would produce an output current described by the following equation:

IOUT = Z0 * IREF + Z1 * IREF * Z^1 + Z2 * IREF * Z^2 + ... + Zn * IREF * z^{-n} Where Z_i is $(W/L)_i$ / $(W/L)_{total}$

As illustrated in Fig. 7, an active DC offset compensation current steering filter circuit 100, having differential current outputs IOUT and IOUT*, includes DC offset current sinks IREF/2 connected to IOUT and IOUT* to reduce the effect of the DC offset, for the reasons discussed previously in regard to Figs. 2 and 3. The differential current-to-voltage conversion circuit 29 of Fig. 4 is connected to the active current steering FIR filter circuit 50 of Fig. 6 or circuit 100 of Fig. 7, such that the IOUT lines of Figs. 4 and 6 are connected, and the IOUT* lines of Figs. 4 and 6 are connected, respectively. With the relatively high output impedance of transistors T₀-T₂ in Figs. 6 and 7, the effect of any offset at the inputs of op amps 25 of Fig. 4 are minimized.

The switches, B_0 and B_0^* , etc. of Figs. 6 and 7 may be implemented using CMOS transmission gates, or using single MOSFET transistors biased in the linear region.

The present invention, therefore, is well adapted to carry out the objects and attain the ends and advantages mentioned herein as well as other ends and advantages made apparent from the disclosure. While preferred embodiments of the invention have been described for the purpose of disclosure, numerous changes and modifications to those embodiments described herein will be readily apparent to those skilled in the art and are encompassed within the spirit of the invention and the scope of the following claims.

What is claimed is:

CLAIMS

- 1. An FIR filter for a digital-to-analog conversion circuit, comprising:
 - (a) a shift register having a 1-bit digital input stream and a plurality of output taps, wherein each said output tap provides a 1-bit signal which has a value of a logic 1 or a logic 0;
 - (b) a plurality of current paths, wherein each said path includes an active element having a high output impedance, each said active element being connected to a common current source, and to a first terminal of an active high switch and a first terminal of an active low switch;

wherein a single said output tap of said shift register is used to control said active high switch and said active low switch for a single current path; and

wherein a second terminal of each said active high switch of each of said plurality of current paths is connected to a non-inverted output current path, and a second terminal of each said active low switch for each of said plurality of current paths is connected to an inverted output current path.

- 2. The filter of claim 1, wherein said 1-bit digital input stream is output from an oversampled sigma-delta converter circuit.
- 3. The filter of claim 2, wherein said sigma-delta converter circuit comprises a digital interpolation circuit and a noise shaping circuit, wherein the output from said noise shaping circuit comprises said 1-bit digital input stream input to said shift register of said FIR filter.
- 4. The filter of claim 1, further comprising a differential current-to-voltage conversion circuit, comprising:

a first operational amplifier circuit having an input connected to said non-inverted current path and a first feedback resistor connected between said first op amp input and a first op amp output; and

a second operational amplifier circuit having an input connected to said inverted current path and a second feedback resistor connected between said second op amp input and a second op amp output;

wherein the voltage output from said first and said second op amp outputs comprises a differential output voltage.

- 5. The filter of claim 4, further comprising a means for converting said differential output voltage to a single-ended voltage.
- 6. The filter of claim 1, wherein at least one of said active elements comprises a transistor.
- 7. The filter of claim 1, wherein at least one of said active elements comprises a MOS transistor biased in the saturation region.
- 8. The filter of claim 5, wherein said means for converting comprises a third operational amplifier, having a negative and a positive input terminal;

wherein said negative input terminal is connected to a third feedback resistor and to a series input resistor;

wherein said positive input terminal is connected to a voltage divider resistor network; and


wherein said series input resistor is also connected to said output of said first operational amplifier circuit and said voltage divider resistor network is also connected to said output of said second operational amplifier circuit.

9. The filter of claim 4, further comprising a first high frequency feedback capacitor connected in parallel with said first feedback resistor and a second high frequency feedback capacitor is connected in parallel with said second feedback resistor.

- 10. The filter of claim 1, further comprising a DC offset current source connected to said inverted output current path and to said non-inverted output current path.
- 11. A method of converting a 1-bit digital input signal to an analog output signal, comprising the steps of:
 - (a) inputting said 1-bit digital input signal to a shift register;
 - (b) shifting said 1-bit signal through said shift register;
 - (c) providing, as a control bit, said shifted 1-bit signal to a plurality of output taps disposed along said shift register, wherein said control bit has a value of either a logic 1 or a logic 0;
 - (d) controlling a plurality of non-inverted current switches and inverted current switches with said bit-values of said shift register output taps, wherein a single output tap value controls a single pair of switches comprised of a single non-inverted current switch and a single inverted current switch, and wherein said plurality of non-inverted current switches and inverted current switches are connected to a common current source;
 - (e) producing a differential current from said plurality of non-inverting current switches and inverting current switches; and
 - (f) inputting said differential current to a first and a second op amp circuit, wherein a differential voltage is output from said first and second op amp circuits.
- 12. The method of claim 11, wherein said 1-bit digital input signal input to said shift register is output from an oversampled sigma-delta converter circuit.
- 13. The method of claim 12, wherein said sigma-delta converter circuit comprises a digital interpolation circuit and a noise shaping circuit, wherein said 1-bit digital signal input to said shift register is output from said noise shaping circuit.

- 14. The method of claim 11, wherein said first and second op amp circuits each include a feedback resister.
- 15. The method of claim 11, wherein said first and second op amp circuits each include a high frequency feedback capacitor.
- 16. The method of claim 11, further comprising the step of using a DC offset current source connected to said differential current to subtract a DC offset current value from said differential current.
- 17. The method of claim 11, further comprising the step of providing said differential voltage output from said first and second op amp circuits to a third op amp circuit which provides a single-ended output voltage.
- 18. The method of claim 17, wherein said third op amp circuit includes a series resistor connected to a first input of said third op amp circuit and a voltage divider resistor network connected to a second input of said third op amp circuit.
- 19. The method of claim 11, wherein each of said plurality of non-inverted current switches and inverted current switches are connected to said common current source through an active element.
- 20. The method of claim 19, wherein said active element comprises a transistor.
- 21. The method of claim 19, wherein said active element comprises a MOS transistor biased in the saturation region.
- 22. A method of converting a 1-bit digital input signal to an analog output signal, comprising the steps of:
 - (a) inputting said 1-bit digital input signal to a shift register;
 - (b) shifting said 1-bit signal through said shift register;

- (c) providing, as a control bit, said shifted 1-bit signal to a plurality of output taps disposed along said shift register, wherein said control bit has a value of either a logic 1 or a logic 0;
- (d) producing a differential current at a pair of current summing nodes by using said control bits to open or close switches disposed along a plurality of current paths connected to a common reference current source, wherein a DC offset current is subtracted from said differential current; and
- (e) inputting said differential current to a current-to-voltage conversion circuit, wherein a differential voltage is output from said current-to-voltage conversion circuit.
- 23. The method of claim 22, wherein said DC offset current is equal to one-half the value of said common reference current source.







FIG. 2 PRIOR ART










FIG. 4








SUBSTITUTE SHEET (RULE 26)





INTERNATIONAL SEARCH REPORT

In. Ational Application No
PCT/US 95/14348

A. CLAS	SSIFICATION OF SUBJECT MATTER		7 61/03 93/14346
IPC 6	H03H17/02 H03M3/02		
	to International Patent Classification (IPC) or to both national	classification and IPC	
	OS SEARCHED documentation searched (dassification system followed by classification		
IPC 6	нөзн нөзм	subcasion symbols)	
Document	ation searched other than minimum documentation to the extens	that such documents are include	ed in the fields searched
			•
Electronic	data base consulted during the international search (name of da	a base and, where practical, sea	rch terms used)
1		•	
C. DOCUM	MENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of	he relevant passages	Relevant to claim No.
			ACCEPTAN (O CLIENT NO.
Х	IEEE JOURNAL OF SOLID-STATE CI vol. 28, no. 12, December 1993 US.	RCUITS, NEW YORK	1-3,6,7
	pages 1224-1233, XP 800435895 D.K. SU ET AL 'A CMOS OVERSAMI	DI INCD /A	
	CONVERTER WITH A CURRENT-MODE S RECONSTRUCTION FILTER'	EMIDIGITAL	
A	see page 1225, column 1, line 1 1226, column 2, line 31; figure	θ - page	11-13,
			19-22
A	EP,A,8 586 879 (TOSHIBA) 38 Septemb see page 4, line 35 - page 4, line figure 7		4,5,8
į			
l			
	r documents are listed in the continuation of box C.	X Patent family member	rs are listed in annex.
	pories of cited documents :	T' later document published	after the international filing date
A* document defining the general state of the art which is not considered to be of particular relevance			n conflict with the application but inciple or theory underlying the
mind con		"X" document of particular rel	evance; the claimed invention el or cannot be considered to
	which may throw doubts on priority claim(s) or cited to establish the publication date of another r other special reason (as specified)	"Y" document of particular rel	When the document is taken alone
O' document other mes	referring to an oral disclosure, use, establishes as	document is combined wit	twolve an inventive step when the
P* document	published prior to the international filing date but the priority date claimed	in the art.	owing covious to a person skilled
	ual completion of the international search	"A" document member of the s Date of mailing of the inter	
	larch 1996		2. 04. SS
ame and mail	ing address of the ISA	Authorized officer	
	European Patent Office, P.B. S818 Patentiam 2 NL - 2220 HV Rijewijk		
	Tel. (+31-70) 340-2040, Th. 31 651 epo nil, Fax: (+31-70) 340-3016	Coppieters,	c

INTERNATIONAL SEARCH REPORT

Information on patent family members

In .tional Application No PCT/US 95/14348

<u></u>	Information on patent family members			PCT/US 95/14348		
Patent document cited in search report	Publication date	Patent memb	family er(s)	Publication date		
EP-A-506079	30-09-92	JP-A- US-A-	43 0 2222 5225835	26-10-92 06-07-93		

}			-			
					l	
·						
]	
					İ	

Form PCT/SA/258 (patent family annual) (July 1992)